This is a structural verilog parser written in Rust.
Similar project: https://github.com/OpenTimer/Parser-Verilog